



JMTL2N7002K

Description


JMT N-channel MOSFET

Features


- $V_{DS}=60V$, $I_D=0.3A$
- $R_{DS(ON)} < 2.8\Omega @ V_{GS} = 10V$
- $R_{DS(ON)} < 3.6\Omega @ V_{GS} = 5V$
- Advanced Trench Technology
- Excellent $R_{DS(ON)}$ and Low Gate Charge
- Lead free product is acquired
- ESD Protected: 2KV

Application


- Battery Operated Systems
- Direct logic-level Interface: TTL/CMOS
- Solid-State Relays



SOT-23 top view



Marking and pin Assignment



Schematic diagram

Package Marking and Ordering Information

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
72K	JMTL2N7002K	TAPING	SOT-23	-	-	-

Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise specified)

Symbol	Parameter	Max.	Units
V_{DSS}	Drain-Source Voltage	60	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Continuous Drain Current	$T_A = 25^\circ C$	0.3
		$T_A = 100^\circ C$	0.20
I_{DM}	Pulsed Drain Current ^{note1}	1.2	A
P_D	Power Dissipation	$T_A = 25^\circ C$	0.4
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	313	$^\circ C/W$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ C$



JMTL2N7002K

Electrical Characteristics (T_J=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
Off Characteristic						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D = 250μA	60	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =60V, V _{GS} = 0V,	-	-	1	μA
I _{GSS}	Gate to Body Leakage Current	V _{DS} =0V, V _{GS} = ±20V	-	-	±10	uA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	1	1.4	1.9	V
R _{DS(on)}	Static Drain-Source on-Resistance <small>note2</small>	V _{GS} =10V, I _D =0.5A	-	1.1	2.8	Ω
		V _{GS} =4.5V, I _D =0.4A	-	1.3	3.6	
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} = 25V, V _{GS} = 0V, f = 1.0MHz	-	21	-	pF
C _{oss}	Output Capacitance		-	11	-	pF
C _{rss}	Reverse Transfer Capacitance		-	4.2	-	pF
Q _g	Total Gate Charge	V _{DS} = 10V, I _D = 0.3A, V _{GS} = 4.5V	-	1.7	-	nC
Q _{gs}	Gate-Source Charge		-	0.3	-	nC
Q _{gd}	Gate-Drain("Miller") Charge		-	0.6	-	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} = 30V, I _D =0.2A, R _{GEN} = 10Ω, V _{GS} =10V,	-	10	-	ns
t _r	Turn-on Rise Time		-	50	-	ns
t _{d(off)}	Turn-off Delay Time		-	17	-	ns
t _f	Turn-off Fall Time		-	10	-	ns
Drain-Source Diode Characteristics and Maximum Ratings						
I _S	Maximum Continuous Drain to Source Diode Forward Current		-	-	0.3	A
I _{SM}	Maximum Pulsed Drain to Source Diode Forward Current		-	-	1.2	A
V _{SD}	Drain to Source Diode Forward Voltage	V _{GS} = 0V, I _S =0.2A	-	-	1.2	V

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

2. Pulse Test: Pulse Width≤300μs, Duty Cycle≤2%



JMTL2N7002K

Typical Performance Characteristics

Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics





Figure 6: Capacitance Characteristics





JMTL2N7002K

Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drain Current vs. Case Temperature





Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Ambient





JMTL2N7002K




Figure 1. Gate Charge Test Circuit & Waveform




Figure 2. Resistive Switching Test Circuit & Waveforms





Figure 3. Unclamped Inductive Switching Test Circuit & Waveforms




JMTL2N7002K

Package Mechanical Data



SOT-23



Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.30	2.40	2.50	0.091	0.095	0.098
B	2.80	2.90	3.00	0.110	0.114	0.118
C	1.90 REF			0.075 REF		
D	0.35	0.40	0.45	0.014	0.016	0.018
E	1.20	1.30	1.40	0.047	0.051	0.055
F	0.90	1.00	1.10	0.035	0.039	0.043
G		0.10	0.15		0.004	0.006
H	0.20			0.008		
I	0		0.10	0		0.004

矽源特科技
ChipSourceTek