




SLS50N03 N-Channel 30V/50A Enhancement Mode Power MOSFET

### SLS50N03 Description

This Power SLS50N03 is produced using advanced TRENCH technology.


This advanced technology has been especially tailored to Minimize conduction loss , provide superior switching performance , and withstand high energy pulse in the avalanche and commutation mode.



Schematic diagram



Marking and pin assignment



TO-252-2L

### SLS50N03 Application

- PWM applications
- Load switch
- Power management

### SLS50N03 Absolute Maximum Ratings (TA=25°C unless otherwise noted)

Symbol	Parameter	Rating	Units
V <sub>DSS</sub>	Drain-Source Voltage	30	V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)	50	A
	- Continuous (T <sub>C</sub> = 100°C)	30	A
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1) 120	A
V <sub>GSS</sub>	Gate-Source Voltage	±20	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2) 39	mJ
E <sub>AR</sub>	Repetitive Avalanche Energy	-	mJ
d <sub>v</sub> /dt	Peak diode recovery dv/dt	-	V/ns
P <sub>D</sub>	Power Dissipation (T <sub>C</sub> = 25°C)	18	W
R <sub>θJC</sub>	Thermal Resistance, Junction to Case	4.32	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150	°C
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	°C

\* Drain current limited by maximum junction temperature.



**SLS50N03 Electrical Characteristics (TA=25°C unless otherwise noted)**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	30	--	--	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V	--	--	1	μA
		V <sub>DS</sub> = 24V, T <sub>C</sub> = 125°C	--	--	10	μA
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 20V, V <sub>DS</sub> = 0 V	--	--	100	nA
I <sub>GSRR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V	--	--	-100	nA
<b>On Characteristics</b>						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	1.0	-	2.5	V
R <sub>DS(on)</sub>	Static Drain-Source	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 12A	--	7	8.5	mΩ
	On-Resistance	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10A	-	10	14	
<b>Dynamic Characteristics</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	--	1200	-	pF
C <sub>oss</sub>	Output Capacitance		--	163	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		--	131	-	pF
<b>Switching Characteristics</b>						
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 12 V, R <sub>G</sub> = 3.3Ω, I <sub>D</sub> = 5A (Note 3)	--	4.5	--	ns
t <sub>r</sub>	Turn-On Rise Time		--	10.8	--	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		--	25.5	--	ns
t <sub>f</sub>	Turn-Off Fall Time		--	9.6	--	ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 12A, V <sub>GS</sub> = 4.5V (Note 3)	--	12.8	--	nC
Q <sub>gs</sub>	Gate-Source Charge		--	3.3	--	nC
Q <sub>gd</sub>	Gate-Drain Charge		--	6.5	--	nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
I <sub>s</sub>	Maximum Continuous Drain-Source Diode Forward Current	--	--	--	50	A
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current	--	--	--	120	A
V <sub>SD</sub>	Drain to Source Diode Forward Voltage, V <sub>GS</sub> = 0V, I <sub>SD</sub> = 5A, T <sub>J</sub> = 25°C	--	--	--	1.2	V

**Notes**

- 1 . Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature
- 2 . EAS condition: T<sub>J</sub> = 25°C , V<sub>DD</sub> = 20V, V<sub>G</sub> = 10V, R<sub>G</sub> = 25Ω , L = 0.1mH,
3. Pulse Test: Pulse Width≤300μs, Duty Cycles≤0.5%



### SLS50N03 Typical Electrical and Thermal Characteristics




Figure 1 Typical Output Characteristics




Figure 2. On-Resistance vs. G-S Voltage




Figure 3. Forward Characteristics of Reverse




Figure 4.Gate-Charge Characteristics




Figure 5. Normalized  $V_{GS(th)}$  vs.  $T_J$




Figure 6. Normalized  $R_{DS(on)}$  VS. $T_J$




Figure 7. Capacitance




Figure 8. Safe Operating Area





Figure 9. Normalized Maximum Transient Thermal Impedance



SLS50N03 TO-252-2L Package Information



Symbol	Dim in mm		
	Min	Nor	Max
A	2.25	2.30	2.35
L1	2.90	3.00	3.10
b1	0.71	0.76	0.81
b2	0.91	0.96	1.01
C	0.46	0.51	0.56
D	6.55	6.60	6.65
e	2.29 (BSC)		
E	6.05	6.10	6.15
E1	5.23	5.33	5.43
L	9.84	10.04	10.24
A1	0.00	0.05	0.10
M	1.01	1.06	1.11
G	0.70	0.80	0.90
O	0°	5°	10°
Q	0°	3°	6°



Information furnished in this document is believed to be accurate and reliable.

However, Shenzhen ChipSourceTek Technology Co., LTD assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.

Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Shenzhen ChipSourceTek complies with the agreement.

Products and information provided in this document have no infringement of patents. Shenzhen ChipSourceTek assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

This document supersedes and replaces all information previously supplied. is a registered trademark of Shenzhen ChipSourceTek Technology Co., LTD.