



CSTS60J04F Features


- Split Gate Trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$

CSTS60J04F Product Summary



BVDSS	RDS(on)	ID
40V	6.9mΩ	40A

CSTS60J04F DFN5060-8L Pin Configuration



CSTS60J04F Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	40	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_c=25^\circ C$	Continuous Drain Current ¹	40	A
$I_D @ T_c=100^\circ C$	Continuous Drain Current ¹	25	A
I_{DM}	Pulsed Drain Current ²	100	A
EAS	Single Pulse Avalanche Energy ³	28	mJ
I_{AS}	Avalanche Current	40	A
$P_D @ T_c=25^\circ C$	Total Power Dissipation ⁴	29	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

CSTS60J04F Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient (Steady State) ¹	---	60	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	3.2	°C/W



CSTS60J04F Dual N-Ch 40V MOSFETs

CSTS60J04F Electrical Characteristics ($T_J=25^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}}=0\text{V}$, $\text{I}_D=250\mu\text{A}$	40	---	---	V
$\text{R}_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$\text{V}_{\text{GS}}=10\text{V}$, $\text{I}_D=12\text{A}$	---	6.9	8.5	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=10\text{A}$	---	10.0	15	
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	$\text{V}_{\text{GS}}=\text{V}_{\text{DS}}$, $\text{I}_D=250\mu\text{A}$	1.35	---	3	V
I_{DSS}	Drain-Source Leakage Current	$\text{V}_{\text{DS}}=32\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $\text{T}_J=25^{\circ}\text{C}$	---	---	1	uA
		$\text{V}_{\text{DS}}=32\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $\text{T}_J=55^{\circ}\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$\text{V}_{\text{GS}}=\pm 20\text{V}$, $\text{V}_{\text{DS}}=0\text{V}$	---	---	± 100	nA
R_g	Gate Resistance	$\text{V}_{\text{DS}}=0\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	1.7	---	Ω
Q_g	Total Gate Charge (4.5V)	$\text{V}_{\text{DS}}=20\text{V}$, $\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=12\text{A}$	---	5.8	---	nC
Q_{gs}	Gate-Source Charge		---	3	---	
Q_{gd}	Gate-Drain Charge		---	1.2	---	
$\text{T}_{\text{d(on)}}$	Turn-On Delay Time	$\text{V}_{\text{DD}}=15\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $\text{R}_G=3.3\Omega$	---	14.3	---	ns
T_r	Rise Time		---	5.6	---	
$\text{T}_{\text{d(off)}}$	Turn-Off Delay Time		---	20	---	
T_f	Fall Time		---	11	---	
C_{iss}	Input Capacitance	$\text{V}_{\text{DS}}=15\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	690	---	pF
C_{oss}	Output Capacitance		---	193	---	
C_{rss}	Reverse Transfer Capacitance		---	38	---	

CSTS60J04F Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$\text{V}_G=\text{V}_D=0\text{V}$, Force Current	---	---	40	A
V_{SD}	Diode Forward Voltage ²	$\text{V}_{\text{GS}}=0\text{V}$, $\text{I}_s=1\text{A}$, $\text{T}_J=25^{\circ}\text{C}$	---	---	1	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $\text{V}_{\text{DD}}=25\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $\text{L}=0.1\text{mH}$, $\text{I}_{\text{AS}}=31\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.



CSTS60J04F Dual N-Ch 40V MOSFETs

CSTS60J04F Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs T_J




Fig.6 Normalized $R_{DS(on)}$ vs T_J



CSTS60J04F Dual N-Ch 40V MOSFETs




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform






Fig.11 Unclamped Inductive Waveform




CSTS60J04F DFN5060-8L Package Information



TOP VIEW



BOTTOM VIEW



SIDE VIEW

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
* A1	0.00	0.02	0.05
* b	0.36	0.41	0.46
* A2	0.203 BSC		
* D	4.90	5.00	5.10
* D1	4.15	4.20	4.25
* D2	2.87	3.07	3.27
* E	5.90	6.00	6.10
* E1	2.02	2.17	2.32
E2	1.22	1.32	1.42
E3	0.55	0.60	0.65
* e	1.27 REF		
* Ne	BSC 3.81		
k	0.71	0.81	0.91
* k1	0.40	0.50	0.60
* L	0.55	0.60	0.65